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ABSTRACT

A threshold element (TE) is a mathematical model of
a class of logic gates.

The desirability of a threshold

element in the application of

di~ital

systems stems from

its richness of logic power and its relative economy.

On

the other hand, the tighter tolerences required by the
threshold logic element as compared to conventional logic
gates have prevented them from being utilized extensively.

The purpose of this thesis is to propose a versatile
threshold element having high noise immunity and loose
tolerance requirement.

The proposed TE which has variable

threshold and mixed weight capability uses current switching to enhance noise immunity and a differential amplifier
voltage comparator to obtain the versatility.

The threshold of TE can be varied by a digitally controlled signal to generate a wide spectrum of output functions ..

Practical applications of the designed circuit are
included along with sensitivity-investigation.
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I. INTRODUCTION

A. General Consideration of Threshold Logic

Most digital computers are currently made of basic
building blocks such as AND, OR, NAND or NOR gates.
are natural choices.

These

They are conveniently described from

Boolean algebra and are relatively easy to construct physically using components with fairly wide tolerances.

Threshold logic is the branch of

Switchin~

Theory

that deals with the use of Threshold gates as the basic
building block for the synthesis of

di~ital

networks~

This

new gate performs a more complex logical operation and offers
some potentially significant advantages compared with conventional gates.

For a given function, the number of thre-

shold gates needed to realize it is greatly reduced.

Hence

the logic for digital computers can be constructed within
the order of one third to one half the number of gates when
using threshold logic(l) as compared to conventional AND/OR,
NAND, or NOR logic.

Consequently as compared to convention-

al logic, threshold logic requires fewer gates, interconnections and

components~

This is especially significant if the

circuit complexity is not appreciably increased over that of
conventional gates.

However, threshold logic has not been

2

extensively utilized in the digital computer industry because adequate synthesis techniques have been lacking.
Tighter tolerances are required by useful threshold-logic
gates as compared to useful conventional logic

~ates.

Com-

plexities are also involved in its theory and application.
Today new Integrated Circuit techniques promise inexpensive
mass fabrication of stable and reliable components and allow
threshold gates to be fabricated on one chip.

F'urthermore

LSI technology offers the opportunity for functional designs
where Boolean and threshold methods are both used on the same
silicon chip, fabricated by a standard process.

This is an

additional application of threshold gates.

Theory and application of logic design with threshold
gates has been established over the past 10 years.

The

discussion(2)of threshold logic is divided into the following six parts:
a. A basic system of properties possessed by all threshold functions, which is defined as a Boolean function that can be realized by a single threshold
element and is represented by "weight-threshold vector notation" i.e.

(al, a2,••••••, an; T).

b. Test synthesis. i.e. the determination of whether
or not a given switching function is a threshold
function and if it is, what weights and threshold

3

realized it:.
c. Synthesize a network of Threshold-Elements which
realizes the given function..

l'iethods to sunthesize

networks of threshold elements are divided into four
classes; (l) synthesis with majority
or five inputs ( A majority

~ate

~ates

of three

is defined as a

threshold gate with an odd number n of inputs which
produces an output indicative of the value of the
majority of the inputs.

It can be considered a spe-

cial type of threshold element whose threshold is
(n+l)/2 and each of whose inputs has the weight 1.),
(2) synthesis of symmetric functions.* (3) general
combinational synthesis, and (4) sequential machine
synthesis.
d. Classification and enumeration of threshold functions with statistic estimates of various factors
such as the number of threshold functions, the size
of weight, and the number of threshold elements
likely to be needed in a network.
e. Circuit design.
f. Logic design.
'ic

A switching function is called symmetric if it is symme-

tric in all of its literals.
function:

An example is the switching

4

Since variable-threshold threshold logic stems from
threshold logic, we will discuss threshold logic first.

B. Threshold Element (TE)( 3 )
A threshold element (or threshold gate ) is a device
with a single binary output and a number of binary inputs.
Associated with each input is a real number called a weight.
The TE is a

logical output only when sum of inputs weights

equals or exceeds a prescribed value, or threshold, and is
logical 0 otherwise.

Each input may give a different weight

--- one unit, two units and so on.

Formally, a threshold element is defined by the
owing relation ships:
y = 1,

if

o,

if

y =

n
i= 1
;:;;;.--- T
n
r:aixi
T
i=l
I: aixi

><

and

where
y= ·binary output of device, 1 or 0,
xi= ith binary input to device, 1 or 0,
ai=weight of ith input, a real finite number,
n =total number of inputs. and
T =threshold, a real finite number.

(1)

fol~

The functions common to any circuit implementation of
a threshold element are those of summation ann decision.
Actually, the threshold circuit is a form of digital to
analog converter in which only the levels in the immediate vicinity of the threshold are of interest.

A func-

tional block diagram illustrating the principle of such an
element is given in Fig.l.

s

~--~~Threshold

Figure 1.

Block Diagram of a Threshold Gate

A model of a threshold element is represented diagrammatically as in Fig.2(A).

Fig.2(B) represents an inverting

TE.

X3
Figure 2(A). Symbol of Threshold Element (TE)

6

y

Figure 2(B)

Symbol of Threshold Element
with Complement Output

c.

Advantages of Threshold Logic

An example( 4 ) which illustrates the complex function
that a single TE can realize is shown in

Fi~.3.

To

r~alize

the same function with AND-OR logic requires 12 gates with a
total of 38 inputs

(Fig.4).

Moreover, because of the wide range of possible weight
and threshold values, the size and complexity of the class
of logical functions that can be realized by a single TE are
large when compared with those of the conventional elements.
As a result, the number of inputs, the number of gates, and
the total number of physical components needed to realize a
particular functi'on are, on the average, considerablly
smaller for TEs than for conventional gates.

However not

7

y

i''igure 3. y
X2

= M2(xl,••,x7)

X3
X4
xs
X6
X]

Xt

X3

X2

X4

Realized by One T Gate

xs
X6
X]
X4
X6

xs

X3

X]
xs

x4
X6

X]
X6

xs

X]

Figure 4. y = M2(x 1 , •• ,x7) Realizerl by
AND and OR Gates

all rloolean functions can be realized by a

sin~le

T element.

i.e. not all Boolean functions are threshold function
(linearly separable).

In fact only a small portion of all

switching functions are linearly separable.

~or

example,

R.O. Winder(S)has succeeded in verifying the number of
-27 o;. of the total number of
functions, but is only 2.4 x 10
seven variable Boolean functions.

On the other hand, almost

3% of the four variable functions are linearly separable.
Hence more than one threshold element is required to realize
a nonthreshold function.

There have been numerous approaches

to this problem. ( 6 )

D. Variable-Threshold Threshold Elements (VTTE)

A threshold element with a variable-threshold ( and
fixed weights ) is called a variable-threshold threshold
element.

When the threshold is varied, a wide spectrum

of output functions is generated.
tility is demonstrated in Fig.5.

An example of versaThreshold may be varied

by either digital or analog signal.

E. Contents of Thesis

A LITERATURE REVIEW follows this chapter as chapterii.

In chapter 111, A Variable-Threshold with Mixed

9

xi E (0,1)

=

f(x 1 , ....... ,x 4 )

T

y

10

0

9

x1x2x3x4

8

xzx3x4

7

XlX3X4 + xzx3x4

6

x3x4 + xl x2x4 .

5

x3x4 + xzx4 + x1x2x3

4

x3x4 + xzx3 + xlx4 + xzx4

3

x3 + x4

2

x3 + x4 + x1x2

1

xz + x3 + x4
1

0

-

-

F'igure 5.

-

-

-

!''unctions Genera ted by a Variable-Threshold
Threshold Element.

10
Weight capability ---VTMW--- threshold element with precise
decision property is designed.

Emitter-Coupled Differential

Amplifier and Cascaded Transistor are both used at each
input as a current mode switch to enhance noise immunity.
Thus, increasing the circuit reliability.

Sensitivity investigation and practical applications
of the disigned circuit are
V respectively.

~iven

in chapter IV and chapter

11

II.

LITERATURE REVIEW

Much literature concerning threshold logic has been
written, but most of it is devoted to the threshold
theory.

lo~ic

However, literature in the field of threshold

logic circuit design is relatively limited.

Magnetic core

and transistor-resistor are two types of basic elements
that have been used to build the threshold logic circuit.

Muroga and Talkashima(7)built their computer by using
magnetic cores as the threshold element, where the element
consisted of several input windings and an output winding.
Input signals caused changes of flux to take place in the
core.

Magnitude and sign of input weight were determined

by the number of turns and the direction of each input
winding.

Chao(R)and Coates-Lewis( 9 )used resistor summation and
transistor discrimination restandardization to represent
the threshold-element circuit.

Their basic principle was

that weighted digital signals were applied to a circuit
which would change its output state after a pre-set threshold value was exceeded.

The input to this decision circuit

consisted of a Kirchhoff summing network whose output
would cause an active device to change its state.

12
Generally speaking, their circuit produced a large amount
of decrease in both active and passive components.
Unfortunately, it could not provide an adequate signalto-noise ratio to guarantee adequate performance.

Besides,.

it required close tolerance on components and power
supplies to reliably distinguish between the various levels
that could appear on the summation lines.

The integrated threshold gate circuit developed in
1967 by T.R. Mayhew of RCA Defense Electronic Products(lO)
changed the situation.

It used a differential amplifier

at each input as a first stage to derive a weighted current,.
making a binary decision as to the state of the input
(whether higher or lower than the reference).

The input

which, when compared with the reference voltage preduced
by reference currents, determined the output state.

Mono-

lithic silicon circuit technology overcame the earlier
difficulties of simple Kirchhoff transistor-resistor
realization.

The integrated

current~mode

threshold-element

circuit has been made in small quantities at the Electronic
components and Devices Division of RCA in Somerville, N.J.
I

The element s input weights are 2,2,1,1,1 and its threshold
is 4.

Thus the logic function performed by the function

13
is

AB+(A+B)(CD+CE+DE).

Up to now, no mixed weight and variable threshold
threshold element by using transistor realization has been
found.

Few papers state the relationships between thresh-

old functions as generated by variations in threshold.

(11)(12)

(Meisel).

In the next chapter, the circuit design of

the variable threshold with mixed weighted capability
threshold element (VTMW) will be discussed.

14

CIRCUIT DESIGN OF THE VTMW THRESHOLD ELEMENT

In this chapter, the basic model of the variablethreshold mixed weight(VTMW) threshold element will be
described first.

Operational amplifiers were used as a

summing circuit to make the summation accurate.

However,

it was impractical to use such complex components to
build threshold element.

Also, this circuit was relatively

sensitive to noise on the signal lines.

Noise may seri-

ously affect the circuit performance and cause circuit
malfunction.
circuit is

This must be taken into account when the

designed~

Depending on the nature of the noise,

its effect may be minimized or even eliminated.

A nonsatu-

rated emitter coupled differential pair or a saturated
transistor cascaded switch will be used at each input to
minimize the effect of noise.

It will be shown that the

designed versatile VTMW is compatible with integrated
circuit or LSI technology.

15
A.

Basic Model of the Variable-Threshold Mixed Weight
Threshold Element

To illustrate the versatility of the VTMW threshold
element, consider the representation of Fig.6(A).

It is

assumed here that input variables x. and threshold vari1

ables vi are either at ground or V volts and act essentially as voltage sources.

It is further assumed here that

the input impedance of either voltage-comparator terminal

-

to ground is very low and negligible compared to Ri and Ri.
The voltage-comparator output is logical 1 or logical 0
depending on whether the voltage developed at the +
terminal of the comparator does or does not exceed respectively the voltage at the - terminal.

The symbol of Fig.6(A) is represented by

Fi~.6(B)

and
y

=

0
(2)

y = 1

The versatility of the model of Fig.6(B) can be gained
easily by utilizing the following characteristics:

16

Rl
xl
eo

xi
•
Xn

•
•

vn

Rn
v

-

Rn

e n

-

Ri
Vi

Voltage
Comparator

Vl

Figure 6(A).

Basic model of the VTt-lW Threshold Element

Figure 6(B). TE Symbol Representing Figure 6(A)

y
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1. If input variable xi is assigned to Ri, which is
connected to the + terminal of the comparator, then ai
represents a positive weight, the magnitude of which is
determined by the value of Ri.

-

2. If input variable xi is assigned to Ri' which is
connected to the - terminal of the comparator, then bi
represents a negative weight, the magnitude of which is

-

determined by the value of Ri•
3. If threshold variable vi is assigned to Ri, then the
threshold 1 evel is reduced by the amount aivi ..

-

4. If threshold variable vi is assigned to Ri' then the
threshold level is increased by the amount bivi ..
5. There are at most 2

n

thresholds that can be obtained

from n threshold variables assigned to the circuit.

An example is shown in Fi.g.7(A) and Fig. 7(B) to
demonstrate the versatility of the model.

In summary, by different arrangement of variable

-

xi, threshold voltage vi, and the value of Ri and Ri,
a versatile VTMW threshold logic circuit can be easily
implemented.

As stated before, the input resistance to

the voltage comparator is negligible compared to the input
resistor.

On the contrary, the input impedance of the

18

Figure 7(A). An Example Showing Versatility of the
Basic Model of the VTMW
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xz----1--21

= vl

T

+ vz •

t--- y

1

~3

T

V2
0

0

0

0

0

0

1

0

1

0

1

0

1

1

1/2

1

0

0

1

1

0

1

1/2

1

1

0

2

1

1

1

3/2

-1/2

F'igure 7 (B). Symbolic Representation of Figure 7 (A)
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voltage comparator is high and has the value of the order
of 1 M ohm.

Hence, the voltage summing criterion cannot be

satisfied by simply using the voltage comparator.

The

operational amplifier is used as a summing circuit to
overcome this problem.

OP AMP.

Fig.8 show a summing circuit using

From the figure, i t is seen that

and

or

where

and
xi can either be V or 0 volts.

A modified circuit is shown in Fig.9 which provides
a precise summation.

Equation(2) holds true in this modi-

fied circuit as well, except ai=Rf/Ri and bi=Rf/Ri•

As has been stated in chapter 1, one of the attractive
features that threshold logic possesses is that it requires
fewer components to realize switching functions. Now, by

21

X2
•

Virtual
Ground

•

Figure 8. Using OP AMP as a Summing Circuit

Xl
X2
•

Rn

Xn
vnO
•

v2
vl

Figure 9. A Modified VTMW Threshold Element

y

22
the inspection of Fig.9, it is obvious that an impractical
number of components is called for to construct a VTMW
threshold element.

The original motivation for developing

threshold logic can be lost by overemphasizing the accuracy
of the summation.

A tolerable summing accuracy can easily

be implemented by simply connecting two resistors between
the + terminal and the - terminal to the ground respectively.

The value of these two resistors r and

r

must be

-

negligible when compared to the input resistors Riand Ri•
This is demonstrated in Fig. 10.

Figure 10. Circuit of Tolerable Summing Accuracy

23

The above circuits all suffer from the same low
signal-to-noise ratio problem. Noise on each line is
summed together and may cause the circuit to have a false
output.

Switches can be added at each input to translate

digital logical levels into weighted output currents.
The on or off of the switches depends on whether the input
signal is at logical 1 or logical 0 voltage.

In this way,

the quantity summed is an internally generated current
rather than the input voltage itself.

This isolates the

decision point from the inputs, establishing good noise
immunity.

Before proceeding further, it is necessarv to look
at the voltage comparator in more detail to see if it fits
our model as a decision element.

B. Difference-Amplifier Comparator

The basic voltage comparator(shown in Fig.ll) uses a
differential-amplifier pair for the input signals.

A

constant current sink is used as a common-emitter load to
aid in the temperature stabilization of the circuit and to
make the logical 0 output levels independent of the
reference signal.

A constant-current distribution as a

function of the differential input

volta~e

is shown in

24

Vee

Vee
Figure 11. Basic Differential Amplifier
1

-100

100

F'igure 12 Emitter-Current Distribution in a DifferentialAmplifier Pair as a Function of the Differential
Input Voltage

2'1

Fig.l2. From the figure, it can be seen that the transition range, which is defined as the differential input
necessary to drive the current from 0.1 to 0.9 of the
final value, is 117mv.

The wide transition can be greatly narrowed by using
a high gain differential-amplifier pair as a voltage
comparator.

The voltage transfer characteristic of

Fairchild uA710 High Speed Differential Comparator, which
has over all gain 1500, logical output level 3.1 and -O.SV,
is shown in Fig.l3.

From the figure, it is apparent that

an ambiguous logical output occurs when input voltage is
equal to reference voltage.

Consequently, the equal

si~n

in equation(l) is removed in equation(3).

y =

0

if
(3)

y

=

1

if

ln practice, the weighted sum of the inputs, Laixi,
is never equal to the threshold.

C. Solid State Switches

The basic principle of controlling weighted currents
by solid state switches is very simple.

The VTMW Thresh-

old element illustrated in Fig.l4, for example, consists

26

3.0
L5
0
-l.0~----~~------

-5.0

0
-1.0 1.0

Input Voltage-mv

Figure 13 .. Voltage Transfer Curve of uA 710

Weighted Resistor

11 Weighted Current

Reference
Source

y

r

r

Figure 14.Weighted Current Controlled by
Solid State Switch
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of 2n independently switched current sources, 2n precision resistors; each is weighted to the desired value,
establishing the current available from each source.

The

solid state switches are switched on or off

on

dependin~

whether the input variable xi or reference variable vi is
at logical 1 or logical 0.

The closing of switches at

the + terminal branch and the -

terrn~nal

branch will sum

the currents together to develop a voltage across resistor r and

r

respectively.

The value of r and F, which are

functions of the weighted current and the input specified voltage range of the comparator, must be equal.
Moreover, unlike the scheme discussed previously, its
value has nothing to do with the accuracy of the summation.

D. Switch Circuit Configuration

Two types of switches will be discussed, one

usin~

emitter-coupled differential as a switch and the other
using cascaded transistors as a switch.

1. Emitter-Coupled Differential-Amplifier Switch

a. Operation Principle

The basic emitter-

coupled switches are shown in Fig.lS.

Reference voltage

28

(Vref) is set at a voltage less than logical 1 level

(V)~

If the digital input is at logical 1, then the right hand
transistor Q2 is off, and the left hand transistor Q1 will
conduct, feeding its collector current into the common
current bus and

developin~

voltage across r.

that digital input is at logical O.

Assume now

If Vin< Vref, then

Q1 will be off and Qz will conduct, feeding its collector
current through the common bus down to the bleeding resistor rd , then to the ground.

The weighted current is de-

termined by the value of the emitter-weighted resistor •
.tvloreover, the weighted resistor which is in series with
the constant current source is chosen such that the current
flowing through it remains constant and is independent of
the input voltage.

The necessary condition for a differ-

ential-amplifier pair to operate successfully as a switch
is for all transistors in the

switchin~

circuit to remain

active(l 3 ).

b. Noise Immunity

Assume the transition

re~ion

of the differential-amplifier pair in Fig.lS is 200mv.
Further the reference voltage is chosen to be in the
middle of the difference between logical 1 and logical 0.
l''or example, if logical 1 =
then Vref

= -l.lSv.

-0~

75v, logical 0

=

-1 .. 55v;

The input voltage and output current

transfer curve is shown in Fig.l6.

From the figure, it is

29

r---+------- --- - - - - - - - r

x·1.
- - - - - Vref

-V

Figure 15. Emitter-Coupled Switch
-1.15
-1.35 -0 .. 95

0

vin

Figure 16. Transfer Curve of the Input Voltage and
Output Current

=
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obvious that for both logical 1 and logical 0, the noise
immunity is 200mv

2. Transistor-Cascaded Switch

a. Operation Principle
sistor-cascaded switch.

Q1 •

Fig.l7 shows a tran-

The inverter Q2 is driven by

Thus, a higher noise immunity is available.

If the

digital input signal is at logical O, then Q1 and Q2 are
off, and Q3 is on, sending a current (I) through
resistor (R).

wei~hted

Because this current (I) is appreciably

larger than the current normally drawn through R by Q4 , it
will lift the transistor's (Q 4 •s) emitter voltage above
its base reference potential (Vb).

Consequently, the curr-

ent source transistor will be biased off.
sent to the common current bus.

No current is

Conversely, if the digital

input signal is at logical 1, then Q1 and Q2 will saturate
and Q3 will be off, which then turns Q4 on.

Q4 then feeds

its collector current to the common current and develops
voltage across r.

b. Noise Immunity
has a turn-on VBEO

= 600

Assume that Q1 and Q2 in Fig.l7

mv. The digital input voltage and

output current transfer characteristic is shown in Fig.lR.
The figure shows that the noise immunity for logical 0 is
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Figure 17. Cascaded-Transistor Switch

0

1.2
1.4

3.0

Figure 18. Input Voltage and Output Current
Transfer Characteristic

vin

Volt
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1.2v, and for logical 1, it is 1.6v.

E. Fabrication of VTMW Threshold Element as a Standard
Building Block

The equipment manufacturer would like to use a limited number of different types of standard F:ates or building blocks per given machine design to reduce costs; that
is, to permit the savings which are possible with mass
production.

To produce threshold elements in quantity, a

manufacturer must decide in advance which weights and
what thresholds his standard line will use. Referring to
Fig.l9 (a), it is apparent that two weighted current sources and a voltage comparator, with its two input voltage
developing resistors, can be fabricated in a single IC
chip (Fig.l9 (b)) which may be called a standard VTMW
threshold element.

Weighted resistors are conected ex-

ternally such that various sizes of all positive, all negative or mixed weight combinations and variable thresholds
can readily be obtained by utilizing the standard VTMW
building block.

Since the connected external resistors are relatively bulky, in same cases, it would be desirable to fabricate
several sets of weighted resistors in a separate IC chip.
The dimensions of the weighted resistor chip correspond
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to the standard VTMW

buildin~

block such that the pins

of both IC chips can match each other.
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F'igure 19. Fabricate VTMW Threshold in a Single IC Chip
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IV. SENSITIVITY OF THE VTM\-¥ THRESHOLD ELEMENT

In the previous chapter, a versatile VTMW threshold element was designed, along with the enhancement of
the signal-to noise performance by the use of solid
switch.

stat~

The sensitivity of the threshold element will be

discussed next.

ln consicleration of threshold logic, the

sensitivity of threshold element to deviation of signal
and component fluctuation is of considerable importance.
If these parameters deviate from their nominal value,
they may cause malfunction of the gate.

According to Sheng(l 4 ) 9 the sensitivity problem
can be divided into several sub-problems:
11 (1) For a given assignment of weights of a given
threshold function, what are the maximum allowable
threshold and weight sensitivities with which the
function can be realized, and what is the threshold
value corresponding to these maximum allowable sensitivities? (2) What factors may affect the maximum
allowable sensitivities, and how can they be utilized to increase the maximum allowable sensitivities?
(3) For a given threshold function, what realization
will result in the highest maximum allowable sensitivity?"

Problem(3) is not considered since it is out of the
scope of this thesis. For a certain fabrication process,
tolerances of the parameters (for example,
are considered fixed.

~

2% resistors)

Hence, instead of analyzing Sheng I s

problem(l), a detailed investigation of problem(2) will
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be considered in this chapter.

To be specific, the effect

on sensitivities produced by the change of
set weights will be discussed.

si~ns

of sub-

Furthermore, since the

VTMW threshold element was designed with input xiE (0,1),
this study will be limited to the ZERO-ONE Model case.
Finally, it will be pointed out in this chapter that the
VTMW has the capability to offer the maximum allowable
sensitivities.

Section A and B are taken mainly from Reference 14.

A. Basic Sensitivity Equations
Assume that in a given input xi the variations in
the weighted signal sum due to noise and parameter
changes can be lumped together into a maximum deviation
defined by the fraction oi (for weight ai and input xi).
Also assume that the maximum expected variations contri buted by the threshold (T) are a fraction (oT) of the
threshold value.
are equallol

Finally, the magnitude of all fractions

and the sign of

o

is chosen to cause the

worst possible variations of the corresponding term.

To analyze the sensitivity, the definition of the
threshold function is rewritten.
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iff

Yv =

y = o,

iff

Yv =

t

where X

.

n

= 1,

y

AXt ~ Tl
i~ aixi =
'
n

~a 1 x. = AX

i=

~

t

<

T2

.,

is the transpose of X and X= (x 1 ,x 2 ••• xn)

and A= (a 1 ,a 2 ••• an).

The difference between the minimum value(s) of
n
I,aixi (i.e. Tl) for which y = 1 and the maximum value(s)
i=l
~aixi (i.e. T2) for which y = 0 is called the gap.
1

The threshold value may be anywhere in the F.ap, or
T1 > T > T2 •

The nominal threshold is assumed to lie in

the middle of the gap.

Let Xj (where j = l, ••• ,m) be an input vector for which
the output of the threshold element should be 1;
let Xk (where k = m+l, ••• ,2n) be an input vector for which
y = 0;

let Yvj =AX~ be the weighted value for Xj;
let Yvk

= AX~

be the weighted value for Xk;

let Yjvjl

be the sum of absolute values of weights for Xj;

let Ylvkl

be the sum of absolute values of weights for Xk.

The following relationships result:
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Yvj -loijl

~T+ \oTj\

where j =
T -

(3)

l,.~.,m

and

Io Tk \ > Yvk + Io ikl

(4)
n

where k = m+l, ••• ,2 •

The sensitivity of a parameter A ( or the parameters
As where s = l, ••

~,n)

can be defined as the ratio of the

absolute value of the maximum expected variationloal

in

A (or the sum of As where s = l, ••• ,n) to the absolute

value of the parameter itself; that is, Sa=

loal ~AI

•

For simplicity, the sensitivity of each parameter, weight
for example, is assumed to be the same as the overall
sensitivity of the sum of m parameters.
m weights would be Sa= Ia

J

/IAI =

An example for

n

L jo I I
i=l am

a
Therefore equation (3) and (4) become

Yvj

-

n

L\Aml

i=l

(5)

SiYjvjl~ T + STITI

where j = 1, ..... ,m

"

and si = 0 ij/YI vjl

> Yvk + SiYivkl
n
where k = m+l, ••• ,2

T - sTITI

and ST = oTj/1 Tl

•

(6)

In most cases the solutions can be found with

(yvj- SiYjvjl >min= T + sT[TI
T- ST IT[

= <Yvk + SiYivk[ >max.

and

(7)

(8)
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Equations (7) and (8) are basic equations, which will be
used to develop the following section.

B. Effect On the Sensitivity of Changing Signs of a
Subset of Weights

In the designed VTMW threshold element as developed
in chapter III, the threshold was generated in the same
manner as the weighted signal sum.

It is reasonable to

assume that the threshold sensitivity and weight sensitivity are equal; that is, ST=Si=S.

Suppose the ini-

tial threshold function has all positive weights; then,
equations (7) and (8) become

(1-S)Tl=(l+S)T

or

(l-S)T=(l+S)T 2 ,
1/2
T=(TlT 2 )
..
1/2
S=LT 1 -(T 1 T 2 )
]

(9)

and

(10)

(11)

and

1 LT 1 +<TlT 2 )

1/2

J

(12)

where S=Si=ST,
Tt=Yivjlmin and T2=Y1vklmax.

An all-positive threshold function can always be
transformed to the equivalent mixed weight threshold
function( 4 ).
example:

This can be illustrated by the following
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=

Let y(x1,x2,x 3 )

(a 1 ,a2,a 3 ;T)

=

(1,2,3;4).

if we

change the signs of a 1 and a 2 ; that is, change 1 and 2
into -1 and -2; then change the variables x 1 and x 2 into

x1 and

x2, and change the threshold (T) into T-(a 1 +a 2 ),

thus, changing T from 4 to 1, then the threshold function realized remains the same.

In other words

y(xl,x2,x3) = (a 1 ,a2,a 3 ;T) = (1,2,3;4) equals
y(x 1 ,x2 ,x 3 )

=

(-1,-2,3;1).

Next the effect of changing the signs of the subsets of
all positive weights threshold function on the sensitivity
will be investigated.

Using the values of the input

vectors Xj and Xk that determine (yvj-SiyJvjJ)min and
<Yvk+Siylvkl >max in equation (7) and (8), then equations
(7) and (8) become

Yvj- Syjvjj
T- SJTI

=T

+ SJTI

and

= Yvk + Syjvkl

(13)
(14)

Combining equations (13) and (14) and rearranging

(15)

After the change of

si~ns

of a subset of weights, let

the initial value of Yvj and Yvk change to Yvj+6Yvj and
Yvk+6Yvk where the maximum allowable sensitivi~y (S),
changes to (S).

The initial threshold (T) also changes

41

to T-a.

Here a is the sum of those weights whose signs

have been changed.

Then

-

Yvj +6Yvj- Yvk -AYvk = S(Yivjl

+6Y!vjl+ YJvkl

+~~kl+ 2IT- al).

(16)

Combining equations (15) and (16) gives

(S-

S)(ylvjl

+ Ylvkl + 2jTI) = S(21al - ~Yivjl -~Yivkl)
+(!lYvj - LIYvk)

where

2IT- a! = 2lTI - 2lal

(17)

if T ~a> 0

If the right hand terms in equation (17) are positive,
then the new sensitivity (S) is equal to or greater than

s.

From the threshold element functional relation it can
be shown that

or

6Yvj =4Yvk = -a

(18)

-AYvk = O.

(19)

~Yvj

Furthermore, the value of 6Yjvjl and6Yivkl

is at most

equal to lal; hence,

(20)

From equation (19) and (20), it may be concluded
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that for xiE(O,l)

and initially the weights are all posi-

tive; then the maximum allowable sensitivities are never
decreased but may be increased by the change of signs of
any subset of weights ( ail, ••• ,aim) provided that

C. Increased Sensitivity by Mixed Weights

.An example will illustrate that the mixed weights
gives a better sensitivity than all positive weights.
Before going on with the example, the maximum allowable
sensitivity when the function is realized with mixed
weight will be determined.

In mixed weights realization, it is really not knoWh
which value of Yvj and Yvk will impose the most severe
restriction.

For simplicity, (yvj-SiYjvj\ )min in equation

(7) is obtained from Yvj(min)=T 1 and (yvk+SiYjvk\)max in

equation (8) is obtained from Yvk(max)=T 2 • Then

<Yvj

SiYjvjl >min = T1

SiYjvjjmax

and

(yvk + SiYjvkl >max= T2 + SiYjvkl max.
Yjvjjmax and ~vk\ max can be found from the weights
corresponding to input vectors Xj and Xk such that
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Yvj=Tl and Yvk=T2.

Then equations (7) and (R) become

(21)

Tl- Sylvjjmax = T + ST,

T
S

ST- T2 + Sylvkjmax

(22)

and

= Si = ST.

Since the mixed weight realization is a transformation
of the all positive

wei~ht

realization, and those weights

changed have a sum less than or equal to the original
m
threshold; that is ,
I,aiq
T and !Tl in equations (7)
q=l
and (8) equals T.

<:

From equations (21) and (22), the following example
results:
Let
f(x1,x2,x3)=x 1 x 2 +x 1 x3 where xi E (0,1).
One realization of f is
y(xl,x2,x3)=(2,1,l;T) where T 1 =3,Tz=2 and

3~T>2.

From equations (11) and (12)
T=2.45 and S=O.lOO.
If the signs of a2 and a 3 are changed, then
y(x 1 ,x 2 ,x 3 )={2,-l.-l;T) where T1=l,T2=0 and

l~T>O.

Yl VJ·1 max and y· 1v kl max are found by choo~;ing XJ·=(l,l,O)
and Xk=(l,O,O); that is, Ylvjlmax=3 and Ylvklmax=2.
Then s 2 -6S+l=O where S=0.165 and 5.83 (discarded).
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As predicted, the sensitivity of the mixed weight
realization is better than that of positive weight
realization.

This example implies that the realized

circuit operates error free for all variations within
tolerance 10% for positive weight and 16.5% for mixed
weight.

D. Conclusion

The previous sections have shown that the maximum
allowable sensitivity of the threshold function is not
always one of those with all positive or all negative
wei~hts.

The conclusion in Section B has proved that mixed
weights give the best sensitivity.

Insofar as the

realized function remains unchanged, the maximum allowable sensitivity may always increase when the realized
mixed function is transformed from the positive weight
function.

The designed VTMW threshold of chapter III,

therefore, can be adjusted to the maximum allowable
sensitivity.
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V. APPLICATIONS

A. Variable Logic

Fig. 20 shows a full adder that has been modified
with variable threshold. which is used as control inputs,
to perform three other functions generally useful in an
arithmetic unit.

s

c
Figure 20. An Arithmetic Unit

The circuit with inputs xi, yi and ci can perform
the functions listed in Table 1 under the control of the
variation of thresholds.

In the first case, Tc and T 8
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are both at threshold level 1.

If the carry input Ci is

set at 1, then the output of G2 is XiYi.

If the carry

input Ci is set at 0, then the output of G1 is Xi + Yi•
In the second case the threshold of Gl(Tc) is set at 2,
and the threshold of G2(Ts) is set at 1.
operates as a full adder.

The circuit then

Finally, Tc is set at 3, Ts is

set at 2, and Ci is set at 1.

a2

The output of

is the

exclusive OR function and the output of G1 is the AND
function.
Table 1
Functions Derived From Three Control- Signal

THRESHOLD COMBINATION

FUNCTION

Tc

Ts

(OUTPUT OF G2)

1

1

XiYiCi

2

1

S1 3

SUM

3

2

s2

EXCLUSIVE OR(Ci=1)

THRESHOLD COMBINATION

AND ( Ci=l)

*

-inc'

FUNCTION

Tc

Ts

(OUTPUT OF G1)

1

1

Xi+Yi+Ci

OR (Ci=O)

2

1

XiYi+YiCi+XiCi

CARRY

3

2

XiYiCi

AND(Ci=l)

*
**

Sl,3=iiYiCi+Xi~iCi+XiYiai+XiYiCi
S2=XiYiCi+XiYiCi+XiYici
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B. A Three Addend Adder

Fig.21 shows an adder that sums three binary
numbers at once.

Assuming carry ripple,each stage

has three bit inputs and two carry inputs and provides
two carry outputs and a sum output.

The threshold

logic design consists of three gates.
INPUT BITS

INPUT

I

~1:7
-1

"
OUTPUT
CARRY
.J

CARRY

I

~

4

:J
I

I

\:__llll:J
'~

OUTPUT SUM

Figure 21. A Three Addend Adder Stage
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C. ¥lip-¥lop Storage

The threshold elements can be efficiently used in
constructing flip-flop storage.

Their principal advant-

age is that they allow threshold logic to be carried
out on the inputs to the flip-flop gates in addition to
their usual function of storage.

The basic idea of a threshold flip-flop is to cross
couple any two complementing threshold element in a feedback arrangement as shown in Fig.22.

The feedback weights

are such that if the logical inputs of both element do not
exceed the threshold, then if either element has an output
of 1, it will automatically set the output of the other
element to 0 ..

In Fig.23 the inputs x 1 ,x 2 ,x 3
inputs and C is the control input.

,x 1 ,x 2
As

and

Lon~

~3

are data

as C equal O,

the data input can have any values without setting the
flip-flop.

Assume initially that y is 0 and

y

is l.

The

flip-flop will change state when C is equal to l, if the
majority of inputs of G1 are at logical l.

If the majority

of inputs of G1 are at logical 0, then y remains at 0.
Fig.23 shows that the threshold flip-flop has the feature
of logic within a memory element.
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Logical
Inputs

OUT

Logical

Figure 22. A General T Flip-Flop

c -----1

xl---t
x2---t
3{3---1

Figure 23. A Flip-Flop With Three Inputs

y

2
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VI.

CONCLUSION

The designed VTMW threshold element can be fabricated
by IC or LSI technology and can be used as an effective
building block to provide high logic power per pin and
allow a reduction in the total cost of the circuit.
However, the extensive use of the VTMW threshold element
depends heavily on the adequate synthesis techniques of
the threshold logic.

Although, lots of mathematically

elegant switching theory techniques have been published,
a unification of the theory on a practical level is still
lacking.

Much logic design has been carried out using

threshold elements covering a wide range of computer
subsystems.
logic.

Most of them are limited to combinational

The design of sequential logic is relatively

scarce compared to the availability of combinational
logic design.

A key point is that LSI technology offers the opportunity for functional designs where Boolean and threshold methods are both used on the same silicon chip.
Standard fabrication processes can be used to produce
these logically powerful chips.
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The following is a list of recommendations for
further research;
(1) Optimal assignment of a set of weights that are
capable of realizing the largest number of switching functions and being fabricated as basic building block.
(2) Synthesis of networks that will realize a set of
switching functions by the use of VTHW threshold
element.
(3) Realization of switching function that will result
in the highest max:J_mum allowable sensitivity.

52
REFERENCES

1. H.AMPEL,D. and WINDER,R.O.,"Threshold Logic", Spectrum
of IEEE, May, 1971, pp.32.
2. WINDER,R.O.,"The Status of Threshold Logic", RCA
Review; Vol.30, March,l969, pp.62-84.
3. DERTOUZOS,M.L.,"Threshold Logic", MIT Press 1965.
4. LEWIS,P.M. and COATES,C .. L.,(l967)

11

Threshold Logic",

New York, John Wiley & Sons,Inc ..
5. WINDER,R.O. ,"Enumeration of Seven-Argument Threshold
Functions," IEEE Trans., EC-14, No.3, June, 1965, pp.315.
6. STRAM,O.B.,"Arbitrary Boolean Functions on N Variables
Realizable in Terms of Threshold Devices", Proceeding
IRE,49,No.l, January,l961, pp.210-220.
7. MUROGA,S. and TAKASHIMA,K.,"The Parametron Digital
Computer MUSASIN0-1 11 ,

IRE TEC, Vol. EC-8, September,

1959, pp .. 8-12.
8. CHAO,S.C.,"A Generalized Resistor-Transistor Logic
Circuit and Some Applications", IRE TEC, Vol. EC-8,
March,l959, pp.8-12.
9. COATS,C.L. and LEWIS,P.L."DONUT, a threshold Gate
Computer",IEEE TEC, Vol. EC-13, June,l964, pp. 240-247.
10. \HNDER,R.O. ,"Threshold Logic Will Cut Cost,
Especially With Boost From LSI", Electronics, May 27,
1968, pp.94-103.

53
11. MEISEL,W.S.,"Variable-Threshold Threshold Elments" ,
IEEE TC, Vol. C-17, July,l968, pp.656-667.
12. MEISEL,W.S.,"Nets of Variable-Threshold Threshold
Elements", IEEE TC, Vol.C-17, July,l968, pp.667-676.
13. STRAUSS,L. ,"Wave Generation and Shaping" 2nd Edition
(1970), McGraw-Hill, New York.
14. SHENG,C.L. ,"Satisfaction of Sensitivity Requirements
by Threshold Logic Elements", Journ. Franklin Inst. Vol.
286, July,l968, pp.l-15.

54
VITA

Cheng-Chung Liu was born on February 24, 1947, in
1-Lan, Taiwan.

He received his primary and secondary

education in 1-Lan, Taiwan.

After that he attended the

Taipei Institute of Technology, and finished his undergraduate work in June 1967.

He has been enrolled in the

Graduate School of the University of Missouri-Rolla since
August 1970.

